Cadence INCISIVE version 15.20.001 Base release

https://paste2.org/VpNfyYWM
Cadence's Incisive Formal Verification Platformis a full-featured, property-checking formal verification solution. The Incisive platform provides native support for Verilog, VHDL, SystemC, the SystemC Verification Library, property specification language PSL/Sugar, algorithm development and Analog/Mixed Signal (AMS). It includes a unique combination of high-performance capabilities: an extensive transaction-level environment; fast, unified test generation; and Acceleration-on-Demand.
While Cadence continues to fully support Incisive formal technologies, and it remains available for sale to existing customers, we advise customers to use the JasperGold Formal Verification Platform, which is the leading formal verification solution going forward. Indeed, following the integration of certain Incisive formal technologies with the JasperGold platform (see the press release from June 2015), the JasperGold Formal Verification Platform is the recommended solution in all respects.
Simulating with Cadence IES in Vivado
Learn how to use Vivado design suite to compile simulation libraries and simulate a design using Cadence Incisive Enterprise simulator
Cadence is a pivotal leader in electronic design and computational expertise,using its Intelligent System Design strategy to turn design concepts into reality. Cadence customers are the world's most creative and innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications.