Udemy - FPGA Design Glitch in Counters - Analysis using Simulator

What you'll learn
VHDL Programming for Various types of Synchronous Counters for Xilinx FPGA , it's Synthesis & Comparative Glitch Analysis using Timing Simulation of Xilinx ISE Tool
Requirements
Basic knowledge of Digital - Sequential Logic Design Basic knowledge of any Programming Language ( Ex. C Programming ) Basic knowledge of VHDL Programming is advantageous
Description
Hello Dear Student ,
I welcome you , for Enrolling this Course .
In this Course , You will Learn to write Programs in VHDL for various types of Synchronous Counters & Synthesize it , and read the RTL Schematic as well as Technology Schematic .
You will Learn , to Write a VHDL Test Bench for Counters and run the Behavioral Simulation .
You will Learn , analyzing the Glitch Behavior & Pattern for Various Counter Designs using Timing Simulator using Xilinx ISE Tool .
You will understand , to compare the Performances of Glitch for various Counter Designs .
Who this course is for:
Beginners , Hobbyists , Students of Engineering / Technology from Electronics / Computer Engineering / Electrical Engineering Branch

Homepage

https://www.udemy.com/course/fpga-design-glitch-in-counters-analysis-using-simulator/