Build a RISC– V CPU in VHDL from Scratch

Hands-on RISC-V CPU design with VHDL, C firmware, SoC integration and FPGA
What you'll learn
Design a RISC-V CPU from scratch in VHDL
Understand RISC-V instructions and CPU internals
Build and verify a CPU using unit tests and simulation
Create a complete RISC-V System-on-Chip (SoC)
Run bare-metal C firmware on a custom CPU
Use linker scripts, startup code, and stack initialization
Bridge hardware and software correctly
Deploy and test the design on FPGA
Gain practical RISC-V and CPU design confidence
Requirements
Basic digital design knowledge (Understanding of combinational and sequential logic (registers, FSMs, clocks).
Some familiarity with VHDL (You do not need to be an expert, but you should be comfortable reading and writing basic VHDL.)
Description
Design a RISC-V CPU from scratch — and run it on FPGA.This course takes you step by step through the complete design of a RISC-V CPU in VHDL, starting from RISC-V specification and ending with a fully working System on Chip built around the RISC-V CPU and running C firmware on FPGA.You will start by implementing a RISC-V CPU from scratch, learning how instructions are decoded, executed, and connected to memory at the RTL level. The design then evolves into a complete System-on-Chip, where you will integrate peripherals, define the memory map, and connect hardware to software.A key focus of the course is the hardware–software interface. You will learn how bare-metal software actually works, including stack initialization, linker scripts, startup code, and C firmware integration. To ensure correctness and confidence, the CPU is validated using unit tests and simulations before moving to FPGA.By the end of this course, you will be able to:Design a RISC-V CPU in VHDL from scratchVerify your design with unit tests and simulationBuild and understand a complete RISC-V SoCWrite and run C firmware on your own processorUse linker scripts, stack setup, and startup codeDeploy and test your design on FPGAThis course is ideal for:FPGA and ASIC engineers seeking deep CPU design knowledgeEmbedded software engineers wanting to understand what runs below CStudents aiming to build a strong, differentiating hardware projectAnyone who wants a true end-to-end RISC-V learning experience
Who this course is for
Electronics and computer engineering students
FPGA and digital design engineers
Embedded software engineers
Curious engineers and makers
Homepage

https://www.udemy.com/course/build-a-risc-v-cpu-in-vhdl-from-scratch/

DDownload
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part2.rar
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part6.rar
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part5.rar
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part1.rar
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part4.rar
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part3.rar
Rapidgator
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part5.rar.html
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part3.rar.html
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part2.rar.html
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part1.rar.html
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part6.rar.html
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part4.rar.html
AlfaFile
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part1.rar
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part3.rar
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part4.rar
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part2.rar
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part5.rar
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part6.rar

FreeDL
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part5.rar.html
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part2.rar.html
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part1.rar.html
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part3.rar.html
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part4.rar.html
esifm.Build.a.RISCV.CPU.in.VHDL.from.Scratch.part6.rar.html